



**Figure 3.22 PCI Read Operation**