



# Xilinx Tool Flow



# Objectives

**After completing this module, you will be able to:**

- List the steps of the Xilinx design process
- Implement and simulate an FPGA design by using default software options




# Outline



- **Overview**
- ISE
- Summary
- Lab 1: Xilinx Tool Flow Demo




# Xilinx Design Flow




# Design Entry

- Plan and budget
- Two design-entry methods: HDL or schematic
  - Architecture Wizard, CORE Generator™ system, and StateCAD tools are available to assist in design entry
- Whichever method you use, you will need a tool to generate an EDIF or NGC netlist to bring into the Xilinx implementation tools
  - Popular synthesis tools include: Synplify, Precision, FPGA Compiler II, and XST
- Simulate the design to ensure that it works as expected!



# Xilinx Implementation

- Once you generate a netlist, you can implement the design
- There are several outputs of implementation
  - Reports
  - Timing simulation netlists
  - Floorplan files
  - FPGA Editor files
  - and more!




# What is Implementation?

- More than just *Place & Route*
- Implementation includes many phases
  - **Translate:** Merge multiple design files into a single netlist
  - **Map:** Group logical symbols from the netlist (gates) into physical components (slices and IOBs)
  - **Place & Route:** Place components onto the chip, connect the components, and extract timing data into reports
- Each phase generates files that allow you to use other Xilinx tools
  - Floorplanner, FPGA Editor, XPower




# Timing Closure





# Download

- Once a design is implemented, you must create a file that the FPGA can understand
  - This file is called a bitstream: a BIT file (.bit extension)
- The BIT file can be downloaded directly into the FPGA, or the BIT file can be converted into a PROM file, which stores the programming information



# Outline




- Overview
- **ISE**
- Summary
- Lab 1: Xilinx Tool Flow Demo





# ISE Project Navigator

- Built around the Xilinx design flow
  - Access to synthesis and schematic tools
    - Including third-party synthesis tools
  - Implement your design with a simple double-click
    - Fine-tune with easy-to-access software options




# Implementing a Design

- Implement a design:
  - Select the **top-level source file** in the Sources in Project window
    - HDL, schematic, or EDIF, depending on your design flow
  - Double-click **Implement Design** in the Processes for Source window




# Implementation Status

- The ISE™ software will run all of the necessary steps to implement the design
  - Synthesize HDL code
  - Translate
  - Map
  - Place & Route
- Progress and status are indicated by icons
  - Green check mark ( ✓ ) indicates that the process was completed successfully
  - Yellow exclamation point ( ! ) indicates warnings
  - Yellow question mark ( ? ) indicates a file that is out of date
  - Red X indicates errors




# Software Update Center

- Automatically checks for Service Packs on the Web
- Alerts you when an update is available
- Supports Windows platforms only




# Simulating a Design

- Simulate a design:
  - Select a **testbench file** in the Sources in Project window
  - Expand **Xilinx ISE Simulator** in the Processes for Source window
  - Double-click **Simulate Behavioral Model** or **Simulate Post-Place & Route Model**
    - You can also simulate after Translate or after Map



# Subprocesses

- Expand each process to view subtools and subprocesses
  - Translate
    - Floorplan
    - Assign package pins
  - Map
    - Analyze timing
  - Place & Route
    - Analyze timing
    - Floorplan
    - FPGA Editor
    - Analyze power
    - Create simulation model





# Project Summary

- Design Overview
- Device Utilization
- Performance and Constraints
- Reports

Design Overview for ch\_fifo

Property	Value
Project Name:	c:\wip\fund\labs\flow
Target Device:	xc2v40
Constraints File:	ch_fifo.ucf
Report Generated:	Monday 02/07/05 at 14:47
Printable Summary (View as HTML):	<a href="#">ch_fifo_summary.html</a>

Device Utilization Summary

Logic Utilization	Used	Available	Utilization	Note(s)
Number of Slice Flip Flops:	80	512	15%	
Number of 4 input LUTs:	116	512	22%	
<b>Logic Distribution:</b>				
Number of occupied Slices:	83	256	32%	
Number of Slices containing only related logic:	83	83	100%	
Number of Slices containing unrelated logic:	0	83	0%	
<b>Total Number 4 input LUTs:</b>	<b>129</b>	<b>512</b>	<b>25%</b>	
Number used as logic:	116			
Number used as a route-thru:	13			
Number of bonded IOBs:	18	88	20%	
Number of Block RAMs:	1	4	25%	
Number of GCLKs:	2	16	12%	

Performance Summary

Property	Value
Final Timing Score:	1665
Number of Unrouted Signals:	All signals are completely routed.
Number of Failing Constraints:	0

Failing Constraints (total failing = 1)

Constraint(s)	Requested	Actual	Logic Levels
* OFFSET = OUT 10 ns AFTER COMP "rd_clk"	10.000ns	10.396ns	1


Detailed Reports

Report Name	Status	Last Date Modified
<a href="#">Synthesis Report</a>	Current	Monday 02/07/05 at 14:46
<a href="#">Translation Report</a>	Current	Monday 02/07/05 at 14:46
<a href="#">Map Report</a>	Current	Monday 02/07/05 at 14:46
<a href="#">Par Report</a>	Current	Monday 02/07/05 at 14:47



# Programming the FPGA

- There are two ways to program an FPGA
  - Through a PROM device
    - You must generate a file that the PROM programmer can understand
  - Directly from the computer
    - Use the iMPACT configuration tool



# Outline

- Overview
- ISE
- **Summary**
- Lab 1: Xilinx Tool Flow Demo



# Review Questions

- What are the phases of the Xilinx design flow?
- What are the components of implementation, and what happens at each step?
- What are two methods of programming an FPGA?



# Answers

- What are the phases of the Xilinx design flow?
  - Plan and budget, create code or schematic, RTL simulation, synthesize, functional simulation, implement, timing closure, timing simulation, and BIT file creation
- What are the components of implementation, and what happens at each step?
  - Translate: merges multiple design files into one netlist
  - Map: groups logical symbols into physical components
  - Place & Route: places components onto the chip and connects them
- What are two methods of programming an FPGA?
  - PROM
  - Xilinx iMPACT configuration tool



# Summary

- Implementation means more than Place & Route
- Xilinx provides a simple *pushbutton* tool to guide you through the Xilinx design process



# Where Can I Learn More?

- Complete design flow tutorials
  - [www.xilinx.com](http://www.xilinx.com) → Documentation → Tutorials
- On implementation: Development System Reference Guide
  - [www.xilinx.com](http://www.xilinx.com) → Documentation → Software Manuals
  - Documentation may also be installed on your local computer
- On simulation: ISIM Online Help
- Configuration Problem Solver
  - [www.xilinx.com](http://www.xilinx.com) → Support → Problem Solvers → Configuration Problem Solver



# Outline

- Overview
- ISE
- Summary
- **Lab 1: Xilinx Tool Flow Demo**





# Software Demo

- Follow along with the instructor:
  - Launch the ISE™ Project Navigator
  - Create a project
  - Add design files to the project
  - Simulate the design
  - Implement the design
- After the design has been implemented, you will examine some reports in the next module

