- Choice of 8 Latches or 8 D-Type Flip-Flops In a Single Package
- 3-State Bus-Driving Outputs
- Full Parallel-Access for Loading
- Buffered Control Inputs
- Clock/Enable Input Has Hysteresis to Improve Noise Rejection ('S373 and 'S374)
- P-N-P Inputs Reduce D-C Loading on Data Lines ('S373 and 'S374)

'LS373, '	'S373
FUNCTION	TABLE

OUTPUT ENABLE	ENABLE LATCH	D	ουτρυτ
L	н	н	н
L	н	L	L
L L	L	х	0 <sub>0</sub>
н	×	Х	Z

'LS374, 'S374 FUNCTION TABLE


OUTPUT ENABLE	CLOCK	D	OUTPUT
L	1	н	н
L	1	L	L
L	L	х	Q0
н	х	х	Z

#### description


These 8-bit registers feature three-state outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance third state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the 'LS373 and 'S373 are transparent D-type latches meaning that while the enable (C) is high the Q outputs will follow the data (D) inputs. When the enable is taken low the output will be latched at the level of the data that was set up.

SN54LS373, SN54LS374, SN54S373, SN54S374 . . . J OR W PACKAGE SN74LS373, SN74LS374, SN74S373, SN74S374 . . . DW OR N PACKAGE (TOP VIEW)



SN54LS373, SN54LS374, SN54S373, SN54S374 . . . FK PACKAGE (TOP VIEW)



 $^{\dagger}\text{C}$  for 'LS373 and 'S373; CLK for 'LS374 and 'S374.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



#### description (continued)


The eight flip-flops of the 'LS374 and 'S374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were setup at the D inputs.

Schmitt-trigger buffered inputs at the enable/clock lines of the 'S373 and 'S374 devices, simplify system design as ac and dc noise rejection is improved by typically 400 mV due to the input hysteresis. A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

#### logic diagrams (positive logic)


'LS373, 'S373 TRANSPARENT LATCHES



\_\_\_for 'S373 only

Pin numbers shown are for DW, J, N, and W packages.

'LS374, 'S374 POSITIVE-EDGE-TRIGGERED FLIP-FLOPS




for 'S374 only



schematic of inputs and outputs 'LS373 EQUIVALENT OF DATA INPUTS EQUIVALENT OF ENABLE AND TYPICAL OF ALL OUTPUTS OUTPUT CONTROL INPUTS Vcc Vcc-Vcc  $R_{eq} = 20k\Omega \text{ NOM}$ 17 kΩ NOM 100 Ω NOM INPUT INPUT -OUTPUT 'n h $\overline{}$ 

#### 'LS374





# SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 **OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS**

SDLS165 – OCTOBER 1975 – REVISED MARCH 1988

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see No	ote 1)																		7 V
Input voltage															•				7 V
Off-state output voltage																		5.	5 V
Operating free-air temperatu	ire rang	ge: S	N54	1LS'	•											55°	C to	) 12	5°C
		S	N74	1LS'	•											0	°C	to 7	0°C
Storage temperature range		•					•			•					-	65°	C to	) 15	0°C

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

				SN54LS	S'		SN74LS	5'	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
۷он	High-level output voltage				5.5			5,5	V
юн	High-level output current				- 1			- 2.6	mA
IOL	Low-level output current				12			24	mA
tw	Pulse duration	CLK high	15			15			ns
~vv		CLK low	15			15			113
	Data setup time	'LS373	5	ţ		5	,		
t <sub>su</sub>	Data setup time	'LS374	20	1		201			ns
	Data hald time	'LS373	20	ţ		20			
th	Data hold time	'LS374†	5	t		01			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

<sup>†</sup>The t<sub>h</sub> specification applies only for data frequency below 10 MHz. Designs above 10 MHz should use a minimum of 5 ns. (Commercial only)

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITION	uet.		SN54LS			SN74LS		
	FARAMETER	TEST CONDITION	v5 '	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage			2			2			V
VIL	Low-level input voltage					0.7			0.8	V
VIK	Input clamp voltage	$V_{CC} = MIN$ , $I_I = -18 \text{ mA}$				-1.5			-1.5	V
∨он	High-level output voltage	$V_{CC} = MIN$ , $V_{IH} = 2 V$ , $V_{IL} = V_{IL}max$ , $I_{OH} = MAX$		2.4	3.4		2.4	3.1		v
VOL	Low-level output voltage	$V_{CC} = MIN, V_{IH} = 2 V,$	IOL = 12 mA		0.25	0.4		0,25	0.4	v
VOL	Low-level butput voltage	VIL = VILmax	IOL = 24 mA				1	0.35	0.5	
10711	Off-state output current,	$V_{CC} = MAX, V_{IH} = 2V,$				20			20	
IOZH	high-level voltage applied	V <sub>O</sub> = 2.7 V				20			20	μA
lan	Off-state output current,	$V_{CC} = MAX, V_{1H} = 2V,$				20				
IOZL	low-level voltage applied	V <sub>O</sub> = 0.4 V				-20			20	μA
II.	Input current at					0.1				
''	maximum input voltage	$V_{CC} = MAX, V_I = 7 V$				0.1			0.1	mA
ЧΗ	High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V				20			20	μA
ΠL	Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V				-0.4			-0.4	mA
los	Short-circuit output current§	V <sub>CC</sub> = MAX		-30		-130	-30		-130	mA
Icc	Supply current	V <sub>CC</sub> = MAX,	'LS373		24	40		24	40	
100	Supply current	Output control at 4.5 V	'LS374		27	40		27	40	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}$ C. § Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.



# switching characteristics, $V_{CC} = 5 V$ , $T_A = 25 °C$

PARAMETER	FROM	то	TEST CONDITIONS		'LS373			'LS374		UNIT
FARAIVIETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	MIN	ТҮР	MAX	
f <sub>max</sub>							35	50		MHz
<sup>t</sup> PLH	Data	Any Q			12	18				
<sup>t</sup> PHL	Data	Any u	C = 45 = 5 B = 667.0		12	18				ns
<sup>t</sup> PLH	Clock or	Any Q	$C_{L} = 45 \text{ pF}, R_{L} = 667 \Omega$ See Notes 2 and 3		20	30		15	28	
<sup>t</sup> PHL	enable	Anyu	See Notes 2 and 3		18	30		19	28	ns
<sup>t</sup> PZH	Output	A			15	28		20	26	
tpzl	Control	Any Q			25	36		21	28	ns
	Output				4 -	05		4 F		
<sup>t</sup> PHZ	Control	Any Q	$C_{L} = 5 \text{ pF}, R_{L} = 667 \Omega$		15	25		15	28	ns
*=. =	Output	A=O	See Note 3		10	20		10	20	
<sup>t</sup> PLZ	Control	Any Q			12	20		12	20	ns

NOTES: 2. Maximum clock frequency is tested with all outputs loaded.

3. Load circuits and voltage waveforms are shown in Section 1.

 $f_{max} \equiv maximum clock frequency$ 

tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

 $t_{PZH} \equiv output enable time to high level$ 


 $t_{PZL} \equiv output enable time to low level$ 


 $t_{PHZ} \equiv output disable time from high level$ 

 $t_{PLZ} \equiv$  output disable time from low level



### schematic of inputs and outputs





#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see N	ote	1)																	. 7	V
Input voltage																			5.5	V
Off-state output voltage																			5.5	V
Operating free-air temperate	ure	ran	ge:	SN	54	S'											·55°	°C to	5 125°	΄C
				SN	74	S'											(	)°C	to 70°	Ϋ́C
Storage temperature range		•								•			•		•	-	·65°	°C to	o 150°	°C

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

			SN54S'			SN74S'		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, VOH				5.5			5.5	V
High-level output current, IOH				-2			-6.5	mA
Width of elock/epoble pulse t	High	6			6			
Width of clock/enable pulse, t <sub>W</sub>	Low	7.3			7.3			ns
Data satus time t	<b>'</b> \$373	01			01			
Data setup time, t <sub>su</sub>	<b>'</b> \$374	5↑			5↑			ns
Data hald time to	<b>'</b> \$373	101			10↓			
Data hold time, th	ʻ\$374	2↑			2↑			ns
Operating free-air temperature, TA		-55		125	0		70	°c



# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER		TEST CO	NDITIONS <sup>†</sup>		MIN	TYP <sup>‡</sup>	MAX	UNIT
VIH						2			V
VIL								0.8	V
VIK		$V_{CC} = MIN,$	$I_{I} = -18 \text{ mA}$					-1.2	V
VOH	SN54S' SN74S'	$V_{CC} = MIN,$	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = 0.8 V,	I <sub>OH</sub> = MAX	2.4 2.4	3.4 3.1		v
VOL		$V_{CC} = MIN,$	$V_{H} = 2 V_{,}$	$V_{IL} = 0.8 V,$	$I_{OL} = 20 \text{ mA}$			0.5	V
<sup>I</sup> OZH		$V_{CC} = MAX,$	$V_{IH} = 2 V,$	$V_0 = 2.4 V$				50	μΑ
OZL			$V_{IH} = 2 V,$					- 50	μA
lj –		$V_{CC} = MAX,$	$V_{I} = 5.5 V$					1	mA
ήн		V <sub>CC</sub> = MAX,	VI = 2.7 V					50	μΑ
ЧL		$V_{CC} = MAX,$	$V_{I} = 0.5 V$					- 250	μA
los§		V <sub>CC</sub> = MAX				- 40		- 100	mA
					outputs high			160	
			ʻS373		outputs low			160	]
					outputs disabled			190	]
lcc		$V_{CC} = MAX$			outputs high			110	mA
			16274		outputs low			140	]
			'S374		outputs disabled			160	1
				CLK and OC a	t 4 V, D inputs at 0 V		AF 10200	180	1

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25 °C$ .

<sup>§</sup>Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

# switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

PARAMETER	FROM	то	TEST CONDITIONS		<b>'</b> \$373	1		<b>'</b> S374		1.00.117
FARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	MIN	TYP	MAX	UNIT
f <sub>max</sub>							75	100		MHz
<sup>t</sup> PLH	Data	Any Q			7	12				ns
<sup>t</sup> PHL	Data	Any C	C. = 15 = 5 = 280 O		7	12				
tPLH	Clock or	0-110	$-$ C <sub>L</sub> = 15 pF, R <sub>L</sub> = 280 $\Omega$ , See Notes 2 and 4		7	14		8	15	
tPHL I	enable	Any Q	See Notes 2 and 4		12	18		11	17	ns
<sup>t</sup> PZH	Output				8	15		8	15	
<sup>t</sup> PZL	Control	Any Q			11	18		11	18	ns
<sup>t</sup> PHZ	Output		$C_{L} = 5  pF, R_{L} = 280  \Omega,$		6	9		5	9	
<sup>t</sup> PLZ	Control	Any Q	See Note 3		8	12	1	7	12	ns

NOTES: 2. Maximum clock frequency is tested with all outputs loaded.

4. Load circuits and voltage waveforms are shown in Section 1.

fmax = maximum clock frequency

tPLH ≡ propagation delay time, low-to-high-level output

tpHL ≡ propagation delay time, high-to-low-level output

tPZH ≡ output enable time to high level

 $t_{PZL} \equiv output enable time to low level$ 

 $t_{PHZ}$  = output disable time from high level


tpLz = output disable time from low level




SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

SDLS165 - OCTOBER 1975 - REVISED MARCH 1988

#### TYPICAL APPLICATION DATA



CLOCK CIRCUIT FOR BUS EXCHANGE





#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated