



Figure 3.12 Instruction Cycle State Diagram, With Interrupts